Appendix

Instruction set of 8085

I) Data Transfer Group :

1) MOV r_d, r_s: [MOVE REGISTER]

Format:

 $[r_d] \leftarrow [r_s]$

Addressing:

Register addressing

Group:

Data transfer group

Bytes:

. 1 byte

Flag:

None

Comment : This instruction will copy destination register with the content of source register. The contents of source register are not altered i.e. they remain unchanged.

rd and rs can be of one of the registers A, B, C, D, E, H, L.

Example: Let [A] = 05H and [B] = 55H

Instruction:

MOV A, B

After execution:

[A] = 55H and [B] = 55H

2) MOV r, M: [MOVE FROM MEMORY]

Format:

 $[r] \leftarrow [[H-L]]$

Addressing:

Register Indirect addressing

Group:

Data transfer group

Bytes:

1 byte

Flag:

None

Comment: This instruction will load destination register with content of memory location, whose address is stored in H-L register pair. The contents of memory location are not altered. r can be any one of the registers A, B, C, D, E, H, L.

Example: Let, [H-L] = CFFFH, [CFFF] = 35H and [B] = 82H

Instruction:

MOV B, M

After execution:

[B] = 35H

[CFFF] = 35H

3) MOV M, r: [MOVE TO MEMORY]

Format:

 $[[H-L]] \leftarrow [r]$

Addressing:

Register Indirect

Group:

Data transfer group

Byte:

1 byte

Flag:

Comment: This instruction will copy the content of register r to the memory location, whose address is placed in H-L register pair. r can be any one of the A, B, C, D, E, H, L.

Example: Let [HL] = F000H and

[F000] = 40H and [C] = FAH then

Instruction: MOV M, C

After execution : [C] = FAH

[F000] = FAH

4) MVI r, data: [MOVE IMMEDIATE 8-BIT]

Format:

 $[r] \leftarrow data (second byte)$

Addressing:

Immediate addressing

Group:

Data transfer group

Bytes:

2 bytes

Flag:

None

Comments: This instruction will load the register r with 8-bit immediate data specified in second byte of instruction.

Example: Instruction: MVI A, 35H

This instruction will load accumulator with immediate data 35H.

5) MVI M, data: [MOVE IMMEDIATE 8-BIT]

Format:

[[H-L]] ← data (second byte)

Addressing:

Immediate/Register indirect address

Group:

Data transfer group

Bytes:

2 bytes

Flag:

None

Comment : This instruction will load the memory location, whose address is stored in H-L pair with 8-bit immediate data specified in the second byte of instruction.

Example: Let [H][L] = D000H

Instruction: MVI M, 35 H

Above instruction will load memory location D000H with immediate data 35 H.

6) LXI rp, 16-bit data: [LOAD REGISTER PAIR IMMEDIATE]

(Mar. 10, 18, Oct. 08)

Format:

 $[r_p] \leftarrow 16$ -bit data i.e. $[r_h] \leftarrow byte 3$, $[r_1] \leftarrow byte 2$

Addressing:

Immediate

Group:

Data transfer group

Bytes:

3 bytes

Flag:

Comment: The byte 3 of instruction is moved into high order register (rh) of register pair rp and byte 2 is moved into low order register (rl) of register pair. The register pairs can be BC, DE, HL or SP. [SP (stack pointer) is not a valid register pair, but it can be used in LXI instruction]

Example: LXI H, 3500 H.

This instruction will load H-L pair with 3500 H. 35 H will be loaded in high order

register(H) and 00H will be loaded in low order register (L).

7) LDA addr: [LOAD ACCUMULATOR DIRECT]

(Oct. 2007; March 18)

Format:

 $[A] \leftarrow [[byte 3] [byte 2]]$

Addressing:

Direct addressing mode

Group:

Data transfer group

Bytes:

3 bytes

Flag: None

Comment: This instruction will load accumulator with content of memory location, whose address is given in the instruction itself. The contents of memory location are not altered.

Example : Let [C500] = 26 H

Instruction : LDA C500 After execution : [A] = 26 H

[C500] = 26 H

8) STA addr: [STORE ACCUMULATOR DIRECT]

(March 2018)

Format:

[[byte 3] [byte 2]] \leftarrow [A]

Addressing:

Direct addressing

Group:

Data transfer group

Bytes:

3 bytes

Flag:

None

Comment: This instruction will load the content of accumulator into the memory location, whose address is specified in the instruction. The contents of accumulator are not altered.

Example:

Let [A] = 35 H

Instruction:

STA C500 H

After execution: [C500] = 35 H

[A] = 35 H

9) LHLD addr: [LOAD H AND L REGISTER DIRECT]

(Mar.02, 08, Oct. 03, 04, 08)

Format:

 $[L] \leftarrow [[byte 3] [byte 2]]$

 $[H] \leftarrow [[byte 3] [byte 2] + 1]$

Addressing:

Direct addressing

Group:

Data transfer group

Bytes:

3 bytes

Flag:


Comment: In this instruction, the first byte gives the opcode and second and third byte give 16-bit address of memory location in usual convention. The contents of memory location whose address is specified in the instruction are loaded into register L and the content of next memory location loaded in register H.

For example:

Let memory location 2100 H contains 31 H and 2101 H contains 52 H then after execution of instruction-

LHLD 2100 H

Register H will contain 52 H and register L will contain 31 H.



SHLD addr: [STORE H AND L REGISTERS DIRECT]

(March 2004, 2006, Oct. 2007)

Format:

10)

[[byte 3] [byte 2]] \leftarrow [L]

[[byte 3] [byte 2] + 1] \leftarrow [H]

Addressing:

Direct addressing

Group:

Data transfer group

Bytes:

3 bytes

Flag:

None

Comment: The contents of register L are transferred to the memory location whose address is specified by byte 2 and byte 3 of the instruction. The contents of register H are moved to succeeding memory location.

Example:

Let [H] = 32 H and [L] = 35 H

Instruction:

SHLD 2100 H

After execution : [2100] = 35 H

[2101] = 32 H

11) LDAX rp : [LOAD ACCUMULATOR INDIRECT]

(March 2006, Oct. 2007)

Format:

 $[A] \leftarrow [[rp]]$

Addressing:

Register indirect

Group:

Data transfer group

Bytes:

1 byte

Flag:

Comment: The contents of memory location, whose address is stored in register pair to are loaded into accumulator. The content of memory location remain unchanged. rp can be B (i.e. B and C) or D (i.e. D and E)

Example:

Let [B] = 25 H, [C] = 25 H and [2525] = 33 H

Instruction:

LDAX B

After execution : [A] = 33 H

STAX rp: [STORE ACCUMULATOR INDIRECT] 12)

(Mar.2002 Oct. 07, 08)

Format:

 $[[rp]] \leftarrow [A]$

Addressing:

Register Indirect addressing

Byte:

1 byte

Group:

Data transfer group

Flag:

None

Comment: The contents of accumulator are transferred to the memory location whose address is stored in register pair rp. The valid register pairs are B (i.e. B & C) and D (i.e.

D & E)

Example:

Let [D] = 25 H and [E] = 25 H, [A] = 55 H

Instruction:

STAX D

After execution : [2525] = 55 H

XCHG: [EXCHANGE H AND L WITH D AND E] 13)

(March 2008, 2009 Oct. 2002, 2004)

Format:

 $[H] \leftarrow [D]$

 $[L] \leftarrow [E]$

Addressing:

Register

Group:

Data transfer group

Bytes:

1 byte

Flag:

None

Comment: The contents of register H are exchanged with that of register D and the contents of register L are exchanged with that of register E.

Example:

Let [H] = 23 H, [L] = 32 H, [D] = 53 H and [E] = 55 H

Instruction:

XCHG

After execution : [H] = 53 H and [L] = 55 H,

[D] = 23 H and [E] = 32 H

Arithmetic Group: II)

ADD r: [ADD REGISTER] 1)

Format:

 $[A] \leftarrow [A] + [r]$

Addressing:

Register addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

All

Comment: The contents of register r are added to the content of accumulator. The result is stored in accumulator. All the flags may be affected.

Example : Let, [D] = 35 H and [A] = 05 H

Instruction:

ADD D

Addition:

35H = 00110101+05H = 000001013AH = 00111010

S = 0, Z = 0, AC = 0 P = 1, Cy = 0

After execution:

$$[A] = 3AH$$

$$[D] = 35 H$$

ADD M: [ADD MEMORY CONTENT TO ACCUMULATOR] 2)

Format:

 $[A] \leftarrow [A] + [[H] [L]]$

Addressing:

Register Indirect addressing

Group:

Arithmetic group

Bytes:

1 byte

Flags:

All

Comment: The contents of accumulator are added to the content of memory location, whose address is stored in H-L pair. The result is placed in accumulator. All flags may be affected.

Example: Let [H-L] = D000 H, [D000] = 51 H and [A] = 35 H

Instruction:

ADD M

After execution:

[A] = 86 H and [D000] = 51 H

3) ADI data: [ADD IMMEDIATE TO ACCUMULATOR]

Format:

 $[A] \leftarrow [A] + data$ (byte 2)

Addressing:

Immediate addressing

Group:

Arithmetic group

Bytes:

2 bytes

Flag:

All

Comment: This instructions adds the 8-bit immediate data specified in second byte of instruction to the content of accumulator. All flags may be affected.

Example : Let [A] = EAH

Instruction: ADI 15 H

Addition: (A): EAH =
$$1110101010$$

Data: $+15H = 00010101$
FFH = 11111111
Flags: $S = 1$, $Z = 0$, $Ac = 0$
 $P = 1$, $Cy = 0$

After execution : [A] = FFH

ADC r: [ADD REGISTER TO ACCUMULATOR WITH CARRY] March 2008, Oct. 20 4)

Format:

 $[A] \leftarrow [A] + [r] + [Cy]$

Addressing:

Register addressing

Group:

Arithmetic group

Bytes:

1 byte All

Flags:

Comment: This instructions adds the content of accumulator to the content of register: and the content of the carry flag. The result is placed in accumulator. All flags may be

affected.

Example: Let [A] = 5FH, [D] = 33H and [Cy] = 01H

Instruction: ADC D

Addition:

[A]: 5FH = 010111111[D]: +33H = 0110011[Cy]: +01H = 00000001[A] = 93 H = 10010011

Flags: S = 1, Z = 0, P = 1, Ac = 1, Cv = 0

[Note: This instructions generally used in 16-bit addition. For examples to add the content of BC register to the content of DE registers, this instruction is used to account for the carry generated by low order byte.]

ADC M: [ADD MEMORY CONTENT TO ACCUMULATOR WITH CARRY] 5)

Format:

 $[A] \leftarrow [A] + [[H-L]] + [Cy]$

Addressing:

Register Indirect

Group:

Arithmetic

Byte:

1 byte

Flag:

Ail

Comment: The contents of memory location whose address place in H-L register place and content of Cy flag are added to the content of accumulator. The result is placed accumulator.

Example: Let [HL] = F000H

|A| = 35 H

$$[Cy] = 00H, [F000H] = 05H$$

Instruction: ADC M

After execution : [A] = 3A H

$$S Z Ac P Cy$$
Flag = 0 0 - 0 - 1 - 0

ACI data: [ADD IMMEDIATE TO ACCUMULATOR WITH CARRY]

Format: $[A] \leftarrow [A] + data + [Cv]$

Addressing: Immediate addressing

Group: Arithmetic group

Bytes: 2 bytes All Flags:

Comment: This instruction adds the content of accumulator to the 8-bit immediate data specified in second byte of instruction along with the content of carry flag. The result is placed in accumulator. All flags may be affected.

Let: [Cy] = 1 H & [A] = 05 HExample:

ACI 55 H Instruction: After execution: [A] = 5B H

SUB r: [SUBTRACT REGISTER FROM ACCUMULATOR]

Format: $[A] \leftarrow [A] - [r]$

Register addressing Addressing:

Arithmetic instructions group Group:

Bytes 1 byte All Flag:

Comment: The contents of register r are subtracted from the content of accumulator.

The result is placed in accumulator. All the flags may be affected.

Example: [A] = 37 HICI = 40 H

Flags

Instruction: SUB C

|C|:40H = 01000000

2's complement = 1 1 0 0 0 0 0 0

+ [A] : 37 H = 0 0 1 1 0 1 1 11111 0111

complement carry ↓

111110111

= 1, Z = 0, Ac = 0,

= 0. Ev=1

The result, as a negative number, will be in 2's complement and thus the carry Borrow's flag is set

SUB M: [SUBTRACT MEMORY FROM ACCUMULATOR] 8)

Format:

 $[A] \leftarrow [A] - [[H-L]]$

Addressing:

Register Indirect

Group:

Arithmetic Instruction

Byte:

Flag:

All

Comment: The content of memory location, whose address stored in H-L register pair is subtracted from the content of accumulator. The result is placed in the accumulator.

Example:

[HL] = 2500 H

[2500] = 05 H

[A] = 07 H

Instruction:

SUB M

After execution : [A] = 02 H

SUI data: [SUBTRACT IMMEDIATE FROM ACCUMULATOR] 9)

(Oct -2010)

(Mar. 2008, 2009, Oct. 2007)

Format:

 $[A] \leftarrow [A]$ - data

Addressing:

Immediate addressing

Group:

Data transfer group

Bytes:

2 bytes

Flag:

All

Comment: The 8-bit immediate data specified in the second byte of the instruction is subtracted from the content of accumulator. Result is placed in accumulator. All the flags may be affected.

Example:

Let, [A] = 1FH

Instruction:

SUI 1FH

After execution : [A] = 00H

SBB r: [SUBTRACT REGISTER AND BORROW FROM ACCUMULATOR] 10)

Format:

 $[A] \leftarrow [A] - [r] - [Cy]$

Addressing:

Register addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

All

Comment: The contents of register r and carry bit are subtracted from the contents of accumulator. The result is placed in accumulator. All the flags may be affected.

Example:

[A] = 37 H

[B] = 3FH[Cy] = 01 H

Instruction: SBB B

[B] = 3 F

Borrow:

+ 1

40 H = 01000000

2's complement of 40 H

$$= 11000000$$

$$+[A] = 00110111$$

$$0 11110111$$

Complement carry:

1 11110111

Result:

[A] = F7H

The borrow flag is set to indicate the result is in 20 s complement.

SBB M: [SUBTRACT MEMORY CONTENT AND BORROW FROM CCUMULATOR]

Format:

11)

 $[A] \leftarrow [A] - [[H][L]] - [Cy]$

Addressing:

Register Indirect addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

All

Comment: The contents of memory location whose address is stored in H-L pair along with carry bit are subtracted from the contents of accumulator. Result is placed in accumulator. All the flags may be affected.

Example: Let [H-L] = 2500 H, [2500] = 05 H,

[A] = 07 H and [Cy] = 0.

Instruction: SBB M

After execution : [A] = 02 H

12) SBI data: [SUBTRACT IMMEDIATE WITH BORROW]

Format:

 $[A] \leftarrow [A] - data - [Cy]$

Addressing:

Immediate addressing

Group:

Arithmetic group

Bytes:

2 bytes

Flag:

All

Comment : The 8-bit immediate data, specified in the second byte of instruction is subtracted along with the carry bit from the content of accumulator. The result is placed in accumulator. All the flags may be affected.

Example: Let [A] = 32 H, [Cy] = 1 H

Instruction : SBI 31 H After execution : [A] = 0

13) INR r: [INCREMENT REGISTER CONTENT BY 1]

Format: $[r] \leftarrow [r] + 1$

Addressing:

Register addressing

Group:

Arithmetic group

1 byte

Bytes: Flag:

S, Z, P, Ac

Comment: The contents of register r are incremented by one and the results are stored in the same place. All the flags except carry flag may be affected. The register r can be A, B, C, D, E, H and L.

Example: Let [B] = FFH Instruction: INR B After execution: [B] = 00H

Flag: S = 0, P = 0, Ac = 0, Cy = 0, Z = 1

14) INR M: [INCREMENT MEMORY CONTENT BY 1]

Format:

 $[[H][L]] \leftarrow [[H][L]] + 1$

Addressing:

Register indirect

Group:

Arithmetic instruction

Byte:

1 byte

Flag:

S, Z, P, Ac except Cy

Comment: The content of memory location whose address is stored in H-L register pair is incremented by one and result again i.e.stored on the same place.

Example: [H-L] = 2500 H

[2500] = 04 H

Instruction:

INR M

After execution:

[2500] = 05 H

15) INX rp : [INCREMENT REGISTER PAIR BY 1]

(March 2019

Format:

 $[rp] \leftarrow [rp] + 1$

Addressing:

Register addressing

Group:

Arithmetic group

1 byte

Bytes: Flag:

None

Comment: This instruction increments the content of register pair rp by 1. No flags at affected. The instruction views the contents of the two registers as a 16-bit number.

Example: Let [HL] = D000 H

Instruction: INX H

After execution: [HL] = D001 H

16) DCR r: [DECREMENT REGISTER BY 1]

Format:

 $[r] \leftarrow [r] - 1$

Addressing:

Register

Group:

Arithmetic

Byte:

1 byte

Flag:

S, Z, P, Ac except Cy

Comment: The content of register is decremented by 1 and the results are stored in the same place.

Example: [D] = 00H

Instruction: DCR D

 $\{D\}: 00 H = 000000000$ -01 H = 000000001

Subtraction is performed in 2's complement

[D] = 000000000

2's complement | + | 11111111 | of 1 | [D] = 11111111

After execution : [D] = FFH

17) DCR M: [DECREMENT MEMORY CONTENT BY 1]

Format:

 $[[H][L]] \leftarrow [[H][L]] - 1$

Addressing:

Register indirect addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

S, Z, Ac, P except Cy

Comment: This instruction decrements the content of memory location, whose address is stored in H-L pair by 1 and the result is placed at same place. All flags except carry flag are affected.

Example: Let [H-L] = D000H and [D000] = 2AH

Instruction: DCR M

After execution: [D000] = 29 H

18) DCX rp: [DECREMENT REGISTER PAIR BY 1]

Format:

 $[rp] \leftarrow [rp] - 1$

Addressing:

Register addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

None

Comment: This instruction decrements the content of register pair rp by 1. No flags are affected. This instruction views the contents of the two registers as a 16-bit number.

Example: Let [DE] = D000 H

Instruction: DCX D

After execution : [DE] = CFFF H

19) DAD rp: [ADD REGISTER PAIR TO H AND L REGISTER]

(March 04, 05 Oct. 04,09; July 17)

Format:

 $[H][L] \leftarrow [H][L] + [rh][rl]$

Addressing:

Register addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

Cy

Comment: The contents of register pair rp are added to the contents of H-L pair. Resul is placed in register H and L. Only carry flag is affected.

Example : Let, [H] = 03 H, [L] = 05, [D] = 15 H and [E] = 12 H.

Instruction : DAD D

After execution:

[L] = 05 + 12 = 17 H

[H] = 03 + 15 = 18 H

∴ [H-L] = 1817 H

In this case, carry flag is reset.

DAA: [DECIMAL ADJUST ACCUMULATOR] 20)

(Oct. 02, 03, Mar. 08

Addressing:

Implied addressing

Group:

Arithmetic group

Bytes:

1 byte

Flag:

All

Comment: The eight bit number in the accumulator is adjusted to form two four-bit Binarycoded Decimal digits by this instruction. It can be done by following process:

- If the value of the least significant 4 bits of the accumulator (A_3-A_0) is greater than 9 or 1) if the AC flag is set, 6 (06) is added to low order 4-bits of accumulator.
- If the value of most significant 4-bits of the accumulator (A7 A4) is greater than 9 or if 2) the Cy flag is set, 6 (60) is added to the high order 4-bits of accumulator.
- If both 4 LSBs and 4 MSBs of accumulator are greater than 9 or Ac and C flags are set 3) respectively then 66 add to the accumulator content.

[Note: This instruction must always follow an addition instruction for two BCD numbers. It can not be used to adjust results after subtraction.]

Example:

Add 12_{BCD} to 39_{BCD}

 $39_{RCD} = 00111001$

 $+12 _{BCD} = 00010010$

 $51_{BCD} = 01001011 = 4BH$

The binary sum is 4B H. But BCD sum is 51

To adjust result add 6 to lower nibble

4B = 01001011

+06 = 00000110

51 = 01010001

Thus [A] = 51 i.e. contents are adjusted to BCD values.

III) Logical Group:

ANA r: [LOGICAL AND WITH ACCUMULATOR] 1)

Format:

 $|A| \leftarrow |A| \leftarrow |r|$

Addressing:

Register addressing

Group:

Logical group

Books .

1 byte

Flag:

5. Z. P are modified Cy = 0. Ac = 1

Comment: The contents of accumulator are logically ANDed with the content of negister r. Result is placed in accumulator. S. Z. and P flags are modified. The Cy flag is neset and Ac flag is set.

Example: Let, [A] = 25 H and [B] = 31 H

Instruction: ANA B

[A]: 25H = 00100101

AND[B]:31H = 00110001

00100001 = 21 H

After execution: [A] = 21 H

Flags: S = 0, Z = 0, P = 1,

Ac = 1, Cv = 0

ANA M: [LOGICAL AND WITH MEMORY]

Format:

 $[A] \leftarrow [A] \wedge [[H][L]]$

Addressing:

Register indirect addressing

Group:

Logical group

Bytes:

1 byte

Flags: S, Z, P modified Cv = 0, Ac = 1

Comment: The contents of accumulator are logically ANDed with the content of memory location, whose address is stored in H-L pair. The result is placed in accumulator. The S, Z and P flags are modified. The Cy flag is reset and the Ac flag is set.

Example: Let [A] = 3B H, [H-L] = D000 H and [D000] = 29 H

Instruction: ANA M

[A]: 3BH = 00111011

AND 29 H = 00101001

00101001 = 29 H

After execution : [A] = 29 H

Flags: S = 0, Z = 0, P = 0

Ac = 1, Cy = 0

ANI data: [AND IMMEDIATE WITH ACCUMULATOR]

(Mar.04, Oct. 06)

Format:

 $[A] \leftarrow [A] \wedge data$

Addressing:

Immediate addressing

Group: L

Logical group

Bytes:

2 bytes.

Flags:

S, Z, P are modified Cy = 0, Ac = 1

(July 2018

Comment: The contents of accumulator are logically ANDed with the 8-bit immediate data specified in the second byte of the instruction. The result is placed in the accumulator. The S, Z, and P flags are modified. Cy flag is cleared and Ac flag is set.

Example : Let [A] = 11 H

Instruction: ANI 11 H

After execution : [A] = 11 H

4) ORA r: [LOGICALLY OR WITH ACCUMULATOR]

Format:

 $[A] \leftarrow [A] \vee [r]$

Addressing:

Register addressing

Group:

Logical group

Bytes:

1 byte

Flags: Z, S, P are modified. Ac and Cy are reset

Comment : The contents of accumulator are logically Inclusive ORed with the contents of register r. The result is placed in accumulator. r may be any one of A, B, C, D, E, H and L registers. Ac and Cy flags are reset.

Example : Let [A] = 29 H and [B] = 35 H

Instruction: ORA B

[A]: 29 H = 00101001

OR[B]: 35H = 00110101

00111101 = 3DH

After execution: [A] = 3D H

Flags: S = 0, Z = 0, P = 0, Ac = 0, Cy = 0

5) ORA M: [LOGICALLY OR WITH MEMORY]

Format:

 $[A] \leftarrow [A] \vee [[H] [L]]$

Addressing:

Register Indirect

Group:

Logical

Byte:

. .

., . . .

1

Flags:

Z, S, P are modified, Ac and Cy are reset

Comment: The contents of accumulator are logically ORed with the contents of memory location, whose address is placed in H-L register pair. The result is placed in accumulator. Ac and Cy flags are reset.

Example:

[A] = 03 H

[H-L] = D000H

[D000] = 81 H

Instruction: ORA M

03 H = 00000011

OR = 81H = 10000001

83 H = 10000011

After execution [A] = 83 H

Flags: S = 1, Z = 0, P = 0, Cy = 0, Ac = 0

ORI data: [LOGICALLY OR IMMEDIATE]

(March 2002)

Format:

 $[A] \leftarrow [A] \lor data$

Addressing:

Immediate addressing

Group:

Logical group

Bytes:

2 bytes

Flags:

S, Z, P are modified, Cy and Ac are reset.

Comment: The contents of accumulator are logically ORed with the 8-bit immediate data specified in the second byte of the instruction. The result is placed in accumulator. The S, Z and P flags are affected. The Cy and Ac flags are reset.

Example: Let, [A] = 35 H

Instruction: ORI 99H

$$[A] = 35 H = 00110101$$
OR 99 H = 10011001
 $10111101 = BDH$

After execution: [A] = BDH

Flags: S = 1, Z = 0, P = 1, Ac = 0, Cy = 0

7) XRA r: [EXCLUSIVE OR WITH ACCUMULATOR]

(March 2006, July 2018)

Format:

 $[A] \leftarrow [A] \vee [r]$

Addressing:

Register addressing

Group:

Logical group

Bytes:

1 byte

Flags:

S, Z, P are modified, Cy = 0, Ac = 0

Comment: The contents of accumulator are logically exclusive-ORed with the contents of register r. The result is placed in accumulator. The r may be any one of the A, B, C, D, E, H and L register. The Cy and Ac flags are reset.

Example : Let [A] = 25 H and [B] = 39 H

Instruction: XRA B

[A]:
$$25 H = 0010 0101$$

[B]: $39 H = 0011 1001$
 $00011100 = 1C H$

After execution : [A] = 1CH

Flags: S = 0, Z = 0, P = 0, Ac = 0, Cy = 0

8) XRA M: [EXCLUSIVE OR WITH MEMORY]

(Oct. 03, 2010 Mar. 05)

Format:

 $[A] \leftarrow [A] \vee [[H-L]]$

Addressing:

Register Indirect

Group:

Logical

Byte:

1 byte

Flags: S, P, Z are modified Cy and Ac are reset.

Comment: The content of the accumulator are logically exclusive OR-ed with the content of the memory location whose address placed in H-L register pair. The result is placed in the accumulator. The Cy and Ac flags are reset.

Example: Let [A] = 77 H

[H-L] = D000H

[D000] = 56 H

Instruction: XRA M

[A]: 77H = 0111 0111

[D000]: 56 H = 0101 0110

0010 0001

After execution : [A] = 21 H

Flags: S = 0, Z = 0, P = 1, Cy = 0, Ac = 0

9) XRI data: [EXCLUSIVE OR IMMEDIATE WITH ACCUMULATOR]

Format:

 $[A] \leftarrow [A] \lor data$

Addressing:

Immediate addressing

Group:

Logical group

Bytes:

2 bytes

Flags: S, Z, P are modified Ac = 0, Cy = 0

Comment: The content of accumulator are logically exclusive- OR'ed with the 8-b immediate data specified in second byte of instruction. The result is placed accumulator. The S, Z, and P flags are affected. The Cy and Ac flags are reset.

Example: Let [A] = 5BH

Instruction XRI 35 H

[A]: 5BH = 01011011

Data 35 H = 00110101

011011110 = 6EH

After execution : [A] = 6E H

Flags: S = 0, Z = 0, P = 0, Cy = 0, Ac = 0

10) CMP r: [COMPARE WITH ACCUMULATOR] (Oct. 04, Mar.05)

Format:

[A] - [r]

Addressing :

Register addressing

Group:

Logical group

Bytes:

i byte

flag.

All

Comment: This instruction compares the content of the register with content of accumulator. Comparison is done using subtraction of content of register from the content of accumulator. The content of accumulator remains unchanged.

The result of comparison is shown by setting the flags as:

(a) If [A] < [r] then Cy flag is set to 1

(b) If [A] = [r] then Z flag is set to 1

(c) If [A] > [r] then Z and Cy flags are reset

The 'r' may be any one of the A, B, C, D, E, H and L register.

Example : Let [A] = 15 H and [H] = 57 H

Instruction: CMP H

After execution : Cy = 1, Z = 0

CMP M: [COMPARE MEMORY WITH ACCUMULATOR] 11)

Format:

[A] - [[H-L]]

Addressing:

Register indirect addressing

Group:

Logical group

Bytes:

1 byte

Flags:

All

Comment: This instruction compares the content of memory location whose address is stored in H-L pair with the content of accumulator by subtracting the content of memory location from the content of accumulator. The content of accumulator remains unchanged.

The result of comparison is shown by setting the flags as below:

- The zero flag is set to 1 if [A] = [[H][L]]
- The Cy flag is set to 1 if [A] < [[H][L]]. **(b)**
- Both Cy and Z flags are reset if [A] > [[H][L]]

CPI data: [COMPARE IMMEDIATE WITH ACCUMULATOR] 12)

Format:

[A] - data

Addressing:

Immediate addressing

Group:

Logical group

Bytes:

2 byte

Flags:

All

Comment: This instruction compares the 8-bit immediate data, specified in the second byte of instruction, by subtracting it from the contents of accumulator. The content of accumulator remains unchanged. The result of comparison is shown by setting flags as :

- If the contents of accumulator are equal to 8-bit immediate data, then zero flag is 1)
- If the contents of accumulator are less than the 8-bit immediate data, then carry flag 2) is set.
- 3) Else, both flags are reset.

(Oct. m

(Mar. 2004, 2020

RLC: [ROTATE ACCUMULATOR LEFT] 13)

Format:

 $[A_{n+1}] \leftarrow [A_n], [A_0] \leftarrow [A_7], [C_y] \leftarrow [A_7]$

Addressing:

Implied addressing

Group:


Logical group

Bytes:

1 byte

Only Cy


Comment: The contents of accumulator are rotated to left by one bit position. The bit Ais stored in bit A_0 as well as in carry flag. It is shown in following figure :




Example: Let [A] = 93 H and [Cy] = 0

Instruction: RLC

Before instruction:



After execution : RLC



Thus [A] = 27 H and Cy = 1

RRC: [ROTATE ACCUMULATOR RIGHT] 14)

Format:

$$[A_n] \leftarrow [A_{n+1}], [A_7] \leftarrow [A_0], [C_y] \leftarrow [A_0]$$

Addressing:

Implied addressing

Group:

Logical group


Bytes:


1 byte

Flag:

Cy


Comment: The contents of accumulator are rotated right by one bit position. The bit All of accumulator is stored in the bit A7 as well as in carry flag. Only the Cy flag is affected The function of RRC is shown in the following figure.






Comment: The contents of the accumulator are rotated to right by one bit position through carry flag. The carry flag status is stored in bit A7 of accumulator and the bit A0 of accumulator is stored in carry flag. Only the carry flag is affected.

The function of RAR is shown in the following figure.



Cy Accumulator Instruction : RAR



Cy

Accumulator

Thus [A] = 1D H[Cy] = 1

17) CMA: [COMPLEMENT THE ACCUMULATOR]

(March 2020

Format:

 $[A] \leftarrow [A]$

Addressing:

Implied addressing

Group:

Logical group

Bytes:

1 byte

Flag:

None

Comment: This instruction complements the content of accumulator. Result is placed in the accumulator.

Example : Let, [A] = 3BH = 00111011

Instruction: CMA

After execution : [A] = 11000100

i.e. [A] = C4 H

18) CMC: [COMPLEMENT CARRY]

(Oct. 03, March 05; July 17)

Format:

 $[Cy] \leftarrow [Cy]$

Group:

Logical group

Bytes:

1 byte

Flag:

Cy

Comment: The carry flag is complemented. No other flags are affected.

Example : Let [Cy] = 1 H

Instruction: CMC

After execution : [Cy] = 0 H

19) STC: [SET CARRY]

Format:

 $[Cy] \leftarrow 1$

Addressing:

Implied addressing

Group:

Logical group

Bytes:

1 byte

Flag:

Cy

Comment: This instruction sets carry flag to 1. No other flags are affected.

Branching Group: IV)

JMP addr.: [JUMP UNCONDITIONALLY] 1)

Format:

 $[PC] \leftarrow addr$

Addressing:

Immediate addressing

Group:

Branching group

Bytes:

3 bytes

Flag:

None

Comment: The control is transferred unconditionally to the memory location, whose address is specified in the instruction.

Jcondition addr. : [Conditional JUMP] 2)

:

Format

[PC] ← addr

Addressing

Immediate adressing

Group

Branching group

Bytes

3 bytes

Flags

None

In conditional jump instructions, the jump is taken only if the condition is true. The conditional jump instructions and conditions are as given below.

i)

INZ addr

Jump on not zero (Z = 0)

ii)

IZ addr

Jump on zero (Z = 1):

iii)

JNC addr

Jump on not carry (Cy = 0)

iv)

JC addr

Jump on carry (Cy = 1)

v)

IPO addr

Jump on odd parity (P = 0)

vi)

IPE addr

Jump on even parity (P = 1)

vii)

IP addr

Jump on plus (S = 0)

viii)

IM addr

Jump on minus (S = 1)

If the condition is satisfied, then only the address of memory location specified in the instruction is loaded in program counter.

3) CALL addr.: [UNCONDITIONAL SUBROUTINE CALL]

Format:

 $[[SP] - 1] \leftarrow [PC_H]$

 $[[SP] - 2] \leftarrow [PC_L]$

 $[SP] \leftarrow [SP] - 2$

[PC] ← addr

Addressing:

Immediate addressing

Group:

Branching group

Bytes:

3 bytes

Comment : CALL instruction is used to call a subroutine unconditionally. Before control is transferred to the subroutine, the address of next instruction to be executed the main program is stored in the stack. The contents of SP are decremented by 2. The the program jumps to the subroutine whose starting address is specified in the instruction.

Ccondition addr.: [Conditional CALL] 4)

> Format: $[[SP] - 1] \leftarrow [PC_H]$ $[[SP] - 2] \leftarrow [PC_L]$ $[SP] \leftarrow [SP] - 2$ [PC] ← addr

The conditional call instructions and conditions are listed below:

CC addr i)

Call if carry (Cy = 1)Call if no carry (Cy = 0)

CNC addr : ii) iii) CZ addr

: Call if zero (Z = 1)

iv) CNZ addr : Call if no zero (Z = 0)

v) CP addr

: Call if plus (S = 0)

vi) CM addr

: Call if minus (S = 1)

vii) CPO addr : Call if odd parity (P = 0)

viii) CPE addr

Call if even parity (P = 1)

5) **RET**: [RETURN FROM SUBROUTINE]

> Format: $[PCL] \leftarrow [[SP]]$, $[PCH] \leftarrow [[SP] + 1]$

 $[SP] \leftarrow [SP] + 2$

Addressing:

Register indirect

Group:

Branching group

Bytes:

1 byte

Comment: The contents of memory location, whose address is specified in stack point are moved to the lower order byte of program counter. The content of the memo location whose address is one more than the content of SP, moved to the higher or byte of program counter. The contents of stack pointer are incremented by 2.

Rcondition: [Conditional RETURN] 6)

 $[PCL] \leftarrow [[SP]]$ Format:

> $[PCH] \leftarrow [[SP] + 1]$ $[SP] \leftarrow [SP] + 2$

Addressing:

Register Indirect

Bytes:

1

Flag:

None

Comment: If the specified condition is true, the actions specified in RET are perform Otherwise the control continues sequentially.

Opcode	Description	Flag
RC	Return on Carry	Cy = 1
RNC	Return with no carry	Cy = 0
RP	Return on positive	S = 0
RM	Return on minus	S = 1
RPE	Return on parity even	P = 1
RPO	Return on parity odd	P = 0
RZ	Return on zero	Z = 1
RNZ .	Return on no zero	Z = 0

7) RST n: [RESTART]

Format: $[[SP] - 1] \leftarrow [PC_H]$

 $[[SP] - 2] \leftarrow [PC_L]$

 $[SP] \leftarrow [SP] - 2$

[PC] $\leftarrow 8*(n)$

Addressing:

Register Indirect

Byte:

1

Flag:

None

Comment : Control is transferred to the instruction whose address is 8 times the content of n. These instructions are used with interrupts.

d Restart addr.
0000
0008
0010
0018
0020
0028
0030
0038

8) PCHL: [LOAD PROGRAM COUNTER WITH HL]

Format:

 $[PC_H] \leftarrow [H]$

 $[PC_L] \leftarrow [L]$

Addressing:

Register addressing

Group:

Branching group

Bytes:

1 byte

Flag:

Comment: This instruction moves the content of register H to higher order byte of program counter and the content of register L to lower order byte of program counter.

This instruction is equivalent to one byte unconditional jump instruction, with jump address. stored in H-L pair.

Example: Let, [H] = 25 H and [L] = 39 H

Instruction: PCHL

After execution : [PC] = 2539 H

After execution of PCHL instruction, the control will be transferred to memory location 2539 H.

Machine Control Group: V)

A) Stack operation:

PUSH rp: [PUSH REGISTER PAIR ON STACK] 1)

(Mar. 04, 06

Format: $[[SP] - 1] \leftarrow [rh]$ $[[SP]-2] \leftarrow [rl]$

Addressing:

Register indirect addressing

Bytes:

1 byte

 $[SP] \leftarrow [SP] - 2$

flags:

None

Comment: (a) The contents of the higher order register of register pair rp are moved to memory location, whose address is one less than the content of stack pointer.

- (b) The contents of the low order register of register pair rp are moved to the location whose address is two less than the content of stack pointer.
- (c) The stack pointer is decremented by two. rp may be any one of the B (B & C), D (D &E), H (H & L).

Example: Let [SP] = D015 H, [B] = 25 H and [C] = 55 H

Instruction: PUSH B

After execution:

[D014] = 25 H

[D013] = 55 H

and [SP] = D013 H

Stack

 $SP \rightarrow$ D013 55 D014 25

D015 X

PUSH PSW: [PUSH ACCUMULATOR AND FLAG REGISTER ON STACK] 2) (March 2003, 2009

Format:

 $[[SP] - 1] \leftarrow [A]$

 $[[SP] - 2]_0 \leftarrow [Cy],$

 $[[SP] - 2]_1 \leftarrow x$

$$[[SP] - 2]_2 \leftarrow [P],$$
 $[[SP] - 2]_3 \leftarrow x,$ $[[SP] - 2]_4 \leftarrow [Ac],$ $[[SP] - 2]_5 \leftarrow x,$ $[[SP] - 2]_6 \leftarrow [Z],$ $[[SP] - 2]_7 \leftarrow [S],$ $[SP] \leftarrow [SP] - 2$ (x - Undefined)

Addressing:

Register indirect addressing

Bytes:

1 byte

Flag:

None

Comment: (a) The contents of accumulator are moved to the memory location, whose address is one less than the content of stack pointer.

(b) The contents of processor status word (flag register) are moved to the memory location, whose address is two less than the content of stack pointer.

(c) The stack pointer is decremented by 2.

Example: Let [A] = 33 H and Flag Register = 25 H, [SP] = D015

Instruction: PUSH PSW

After execution : [D014] = 33 H, [D013] = 25 H

[SP] = D013 H

POP rp: [POP OFF STACK TO REGISTER PAIR] 3)

(Oct. 2003)

Format:
$$[rl] \leftarrow [[SP]]$$

$$[rh] \leftarrow [[SP] + 1]$$

$$[SP] \leftarrow [SP] + 2$$

Addressing:

Register indirect

Bytes:

1 byte

Flag:

None

Comment: (a) The contents of the memory location, whose address is specified by the stack pointer are moved to low order register of register pair rp.


- (b) The contents of the memory location, whose address is one more than the content of stack pointer are moved to high order register of register pair rp.
- (c) The stack pointer is incremented by 2.

rp may be any one of the pairs B (B & C), D (D & E) and H (H & L)

Example: Let [SP] = 2001 HInstruction: POP H

Before Execution

After Execution



4) POP PSW: [POP OFF STACK TO ACCUMULATOR AND FLAG REGISTER]

Format :
$$[Cy] \leftarrow [[SP]]0$$

 $[P] \leftarrow [[SP]]_2$, $[Ac] \leftarrow [[SP]]_4$

 $[Z] \leftarrow [[SP]]_6$, $[S] \leftarrow [[SP]]_7$ $[A] \leftarrow [[SP] + 1],$

 $[SP] \leftarrow [SP] + 2$

Addressing:

Register indirect

Bytes: Flag:

1 byte None

Comment:

The contents of the memory location, whose address is specified by the content register stack pointer are used to restore the condition flags.

2-57

The contents of memory location, whose address is one more than stack pointer at Zmoved to accumulator.

The contents of stack pointer are incremented by 2.

XTHL: [EXCHANGE H AND L WITH TOP OF STACK] 5)

(Oct. 06, Mar. 09, 2010

(Mar. 2006, 2010

 $[L] \leftrightarrow [SP]$ Format:

 $[H] \leftrightarrow [[SP] + 1]$

Addressing:

Register Indirect

Bytes:

1 byte

Flag:

None

Comment: The contents of the L register are exchanged with the content of the memory location, whose address is stored in stack pointer. The contents of the H register are exchanged with the contents of the memory location, whose address is one more than the contents of the stack pointer. Content of SP are not altered.

Example: Let [H] = 20 H, [L] = FFH, Stack:

AB \leftarrow SP CD

Instruction: XTHL

[H] = CDH [L] = ABH Stack

FE \leftarrow sp 20

SPHL: [MOVE HL TO SP] 6)

Format:

 $[SP_I] \leftarrow [L]$

 $[SP_H] \leftarrow [H]$

Addressing: Register addressing

Group

: Machine control group [stack operation]

Bytes

1 byte

Flag

None

Comment: This instruction copies the content of register L into lower order byte of stack pointer and the content of register H into higher order byte stack pointer. The contents of register H and L are not affected. This instruction is used for initializing the stack pointer.

Example : Let, [H] = 25 H and [L] = 59 H

Instruction: SPHL

After execution: [SP] = 2559 H

B) Other Instructions: (I/O)

1) IN port: [INPUT 8-BIT DATA FROM AN INPUT PORT TO ACCUMULATOR]

Format:

 $[A] \leftarrow data$

Addressing:

Direct addressing

Group:

Machine (I/O) control group

Bytes:

2 bytes

Flags:

No flags are affected.

Comment: When this instruction is executed, microprocessor sends 8-bit port address on lower order address bus i.e. A_0 to A_7 . Then, the 8-bit data placed on the 8-bit bidirectional data bus by the specified port is moved to accumulator.

e.g. IN 10 H

When this instruction is executed, 8-bit data is inputed from a port, whose address is 10 H.

OUT port: [OUTPUT 8-BIT DATA FROM ACCUMULATOR TO AN OUTPUT PORT]

(March . 03)

Format:

2)

 $(data) \leftarrow [A]$

Addressing:

Direct addressing

Group:

Machine (I/O) control group

Bytes:

2 bytes

Flags:

No flags are affected.

Comment : When this instruction is executed, microprocessor sends 8-bit port address on the lower order address bus AD_0 to AD_7 . 8-bit data is then transferred from accumulator to selected port.

Example: OUT 32 H

When this instruction is executed, microprocessor sends 8-bit data from accumulator to the port, whose address is 32 H.

3) EI: [ENABLE INTERRUPT]

Group: Machine control group

Bytes:

1 byte

Flag:

None

Comment: EI means Interrupt Enable. The interrupt system is enabled following the execution of the instruction next to EI and all interrupts are enabled.

4) DI: [DISABLE INTERRUPT]

Group:

Machine control group

Bytes:

1 byte

Flag: None

Comment: DI means disable interrupts. As soon as DI instruction is executed, the interrupt, system is disabled. Interrupts are not recognized during the DI instruction.

5) **HLT**: [HALT AND ENTER WAIT STATE]

Machine control group

Bytes: 1 byte Flag: None

Comment: When HLT instruction is executed, the processor is stopped. The register and flags are unaffected. This instruction is used to stop MPU. It is waiting for a peripheral device to finish its task and interrupt the processor. This is generally the last instruction of our assembly language program. An interrupt or reset is necessary to exit from Halt state.

NOP: [NO OPERATION] 6)

(Mar. 2003)

Group: Machine control group

Bytes: 1 byte Flag: None


Comment: When this instruction is executed, no operation is performed, only this instruction is fetched and decoded. This instruction do not affect flags or content of registers. This instruction is useful to produce a time delay in a timing loop.

7) RIM: [READ INTERRUPT MASK]


Group: Machine control group Bytes:

1 byte Flag: None

Comment: This is a multipurpose instruction used to read the status of interrupts 7.5, 6.5, 5.5 and read serial data input bit. The instruction loads eight bits in the accumulator with the following interpretations:



Example: After the execution of instruction RIM, the acumulator contained 49H. Explain the accumulator contents.



8) SIM: [SET INTERRUPT MASK]

(Mar.2010)

Group: Machine control group

Bytes:


1 byte

Flag:

None

Comment : This is a multipurpose instruction and used to implement the 8085 interrupts (RST 7.5, 6.5 and 5.5) and serial data output.

The instruction interrupts the accumulator contents as follows:



SOD: Serial Output Data: Bit D_7 of the accumulator is latched into the SOD output line and made available to a serial peripheral if bit $D_6 = 1$.

SDE: Serial Data Enable: If this bit = 1, it enables the serial output. To implement serial output, this bit needs to be enabled.

XXX : Don't Care

R7.5 : Reset RST 7.5 : If this bit = 1, RST 7.5 flip-flop is reset. This is an additional control to reset RST 7.5.

MSE: Mask Set Enable: If this bit is high, it enables the functions of bits D₂, D₁, D₀. This is a master control over all the interrupt masking bits. If this bit is low, bits D₂, D₁ and D₀ do not have any effect on the masks.

M7.5 : $D_2 = 0$, RST 7.5 is enabled.

= 1, RST 7.5 is masked or disabled.

M6.5: $D_1 = 0$, RST 6.5 is enabled.

= 1, RST 6.5 is masked or disabled.

M5.5: $D_0 = 0$, RST 5.5 is enabled.

= 1, RST 5.5 is masked or disabled.