

Instruction Set and Programming of 8085

Probable marks : 43

Scope of the syllabus :-

- Addressing modes in 8085
- Programming model of 8085
- Instruction Set and
- Programming of 8085
- Study of instruction set :
- Data transfer, Arithmetic, Logic, Branching, Stack, I/O and machine control instructions.
- Assembly language programming based on instructions.

Q.1 What do you mean by addressing modes of a microprocessor ? Enlist the addressing modes in 8085.

Ans.:

- (1) Addressing mode of a microprocessor is the various formats of specifying one operands (directly, indirectly etc). The operand can be data (8 or 16 bit), address, register or it can be implicit.
- (2) Every microprocessor has its own set of instructions. Each of these instructions uses one of the addressing modes.
- (3) The microprocessor 8085 has five addressing modes, which are given below :
 - i) Direct addressing
 - ii) Register addressing
 - iii) Immediate addressing
 - iv) Register indirect addressing
 - v) Implied addressing
- Q. 2 Explain any two addressing modes in 8085. OR Explain all addressing modes in 8085. OR Explain direct and implicit addressing modes of 8085 microprocessor. OR (March 02, 18)

What are different addressing modes used in 8085 microprocessor ? Explain any two of them with a suitable example. (Mar.02, 04, 05, 09, 2011 Oct. 2009, 2010; July 17)

visit tpspoint.com for all chapters

Ans.: (I) Direct addressing mode :

TPS Computer Science - II

- In direct addressing, the address appears after opcode of instruction in program (1)memory.
- The address of operand is specified within the instruction. (2)
- (3)The instructions using direct addressing mode are three byte instructions. Byte 1 is opcode of instruction, Byte 2 is lower order address and Byte 3 is high order address.
- (4)For e.g. LDA 9FFFH

i.e. This instruction loads accumulator with content of memory location 9FFF H.

Register addressing mode : **(II)**

- In register addressing mode, the source operands are general purpose registers (1)whose name is specified within the instruction.
- (2)These instructions are single byte instructions.
- All actions occur within the CPU. (3)
- (4)For e.g. MOV A, B.

0

i.e. This instruction transfers the content of register B to accumulator without modifying the content of B.

(III) Immediate addressing mode :

- In immediate addressing the data appears immediately after opcode of instruction (1)in program memory.
- In these instructions the actual data is specified within the instruction. (2)
- These operations are specified with either 2 or 3 byte instructions. (3)
- For e.g. ADI 05H (4)

i.e. this instruction adds immediate data 05 H to the content of accumulator. The result is stored in accumulator.

(IV) Register indirect addressing mode :

- In register indirect addressing the content of register pair points to the address of (1)the operand.
- A register pair (H-L pair) is specified for addressing 16-bit address of memory (2)location.
- These are generally 1-byte instruction. (3)
- For e.g. ADD M (4)

i.e. this instruction will add the content of memory location whose address is stored in H-L pair to the content of accumulator.

Implicit addressing mode : (V)

- In this type of instructions, generally operand is not specified within the instruction (1)and it is predetermined.
- Generally the operand is accumulator. (2)
- Most of the logical group instructions belong to this addressing mode. (3)

(March 2004)

(Oct. 2005, 2009; July 2017)

(March 2018, July 2019)

(Oct. 2005)

(July 2017, March 2018)

- (4) These are single byte instructions.
- (5) All actions occur within the CPU.
- (6) For e.g. CMA

i.e. this instruction will complement the content of accumulator. Here, the actual operand is not specified in the instruction, but is predetermined (accumulator). The result is stored in accumulator.

2-3

Q.3 Explain register indirect and immediate addressing modes in case of 8085 microprocessor with the help of suitable examples.


(Oct. 03,07,08; June 16; July 17, March 2020)

Ans.: I) Register indirect addressing mode :

- Register indirect instructions reference memory using the contents of a register pair to point the address of the operand.
- A register pair (H-L pair) is specified for addressing 16-bit address of memory location.
- These are generally 1 byte instructions.
- 4) For example :

ADD M (add memory)

This instruction adds the contents of the accumulator to the contents of memory pointed to by the address in the HL register pair.




In the given example, the HL register pair points to memory location 4050 H. The data in this location $(0000\ 0001)_2$ is then added to the contents of the accumulator $(1111\ 1111)_2$.

The sum is stored in accumulator and appropriate flags are also set and reset based on the result.

II) Immediate addressing mode :

(March 2009)

- In immediate addressing the data appears immediately after opcode of instruction in program memory.
- These are generally 2 or 3 byte instructions.



In the example, MPU fetches the opcode (C6) from program memory and after decoding it. MPU finds the immediate data $(0000\ 1000)_2$ in the next consecutive program memory location. This data is added to the contents of the accumulator and result is placed in the accumulator.

Q.4 What do you understand by register indirect and implicit addressing modes ? Explain with suitable example. List the names of any four instructions which make accumulator content clear.

Ans. : Register indirect addressing : Please refer to Q. 3 (I).

Implicit addressing : Please refer to Q. 3 (II).

Following four instructions make accumulator content clear :

(1) ANI 00H (2) XRA A (3) SUB A (4) MVI A, 00H

what are the	different ways	of	clearing	Accumulator	(A	=	00H)	in	single
nstruction ?						(1	March	2011	1, 2017)
(i) MVI A, 00H	(ii) SUB A			*					
(iii) XRA A	(iv) ANI 00H								
(j	n struction ? i) MVI A, 00H	i) MVI A, 00H (ii) SUB A (March	i) MVI A, 00H (ii) SUB A						

Q. 6 What are the groups in which instructions in 8085 are classified? (Oct.1998)

Ans. : The instructions in 8085 can be classified into following five groups, depending upon their function :

- 1) Data transfer group 2) Arithmetic group
- 3) Logical group 4) Branching group
- 5) Machine control group

1) Data Transfer Group :

This group of instruction copies data from a location called source to another location called a destination without modifying the content of source. These instructions move data between registers or between memory locations and registers. For eg. MOV, MVI etc.

2) Arithmetic Group :

The instruction of this group performs arithmetic operations such as addition, subtraction, increment or decrement etc. on data in registers or memory. For eg. ADD, SUB, INR, DCR etc.

3) Logical Group :

The logical group instructions perform logical operations such as AND, OR, XOR, complement etc. generally with the accumulator.

2 - 5

4) Branching Group :

The branching group instructions allow programmer to change the sequence of execution of program either conditionally or unconditionally.

For e.g. JMP, JC, JZ etc.

5) Machine Control Group :

These instructions control machine operations such as Halt, Interrupt For e.g. NOP, HLT.

Q.7 How instructions of 8085 are grouped according to its length ?

Ans. : Instructions of microprocessor 8085 are grouped into three groups according to its length as follows :-

- (i) One byte instructions (One word)
- (ii) Two byte instructions (Two word)
- (iii) Three byte instructions (Three word)

(i) One byte instructions :

These instructions are having opcode and operand both in one byte. These require only one byte to store in memory.

OPCODE & OPERAND 1 Byte

e.g. MOV A B, ADD B etc.

(ii) Two byte instructions :

These instructions require two bytes to store in memory. First byte gives opcode and second byte gives operand, which is generally 8-bit immediate data.

OPCODE	First Byte		
Data/Address	Second Byte		

e.g. SUI 35 H, ADI FF H etc.

(iii) Three byte instructions :

These instructions require three bytes to store in memory. First byte gives opcode and second and third byte gives 16-bit address of memory location or 16-bit immediate data. Note that second byte gives lower order address/data byte and third byte gives higher order address/ data byte.

OPCODE	First Byte
Low order 8-bit	Second byte
of address/data	, , , , ,
High order 8-bit	Third byte
of address/data	- cyte

e.g. LDA 8AFF H,

LXI H, FFE3 H

Q.8 Explain the following instructions of 8085 microprocessor with suitable example.										
	(a) SPHL (b) PCHL (Mar. 02, 2010, 03, Oct. 08. 10)									
Ans.	Ans.: (a) SPHL: [Copy H and L register to SP]									
	Format	:	$[SP_L] \leftarrow [L]$							
			$[SP_H] \leftarrow [H]$							
	Addressing	:	Register addressing							
	Group	:	Machine control group [stack operation]							
	Bytes	:	1 byte							
	Flag	:	None							
	Comment : This instruction copies the content of register L into lower order byte of stack pointer and the content of register H into higher order byte stack pointer. The content of registers H and L are not affected. This instruction is used for initializing the stack pointer.									
	Example	:	Let, [H] = 25 H and [L] = 59 H							
			Instruction : SPHL							
			After execution : [SP] = 2559 H							
(b)	PCHL :		(June 2016)							
	[LOAD PROC	GRAN	A COUNTER WITH HL REGISTER PAIR CONTENT]							
	Format	:	$[PC_H] \leftarrow [H]$							
			$[PC_L] \leftarrow [L]$							
	Addressing	:	Register addressing							
	Group	:	Branching group							
	Bytes	:	1 byte							
	Flag	:	None							
Con	ment : This in	struct	tion moves the content of register H to higher order byte of program							
	counter and	the	content of register L to lower order byte of program counter.							
This instruction is equivalent to one byte uncer different in the										

This instruction is equivalent to one byte unconditional jump instruction, with jump address stored in H-L pair.

Example : Let, [H] = 25 H and [L] = 39 H

Instruction : PCHL

After execution : [PC] = 2539 H

After execution of PCHL instruction, the control will be transferred to memory location 2539 H.

Q.9 Explain PCHL Instruction of micro-processor 8085 and justify the statement that it is equivalent to 3 byte unconditional jump instruction. (Oct. 2012)

Ans.: For only Explanation of PHCL Please refer Q. 8(b), Pg. No. 2-6.

In PCHL program counter is loaded with memory address stored in HL pair. In JMP address program counter is loaded with memory address specified in instruction. Working of both instruction is same i.e. load PC with memory address hence PCHL is equivalent to unconditional jump

What are branching instructions ? Explain the jumping instructions with jump 0.10 (March 2006, Oct. 2009; July In conditions.

3.7

Ans. :

- The instructions which allow user to change the control of flow of program execution (1)are called the branching instructions.
- There are two types of branch instructions unconditional and conditional. In unconditional transfer, no condition is tested. In conditional transfer the status of one of (2)the flag is tested to determine whether the branch is to be executed or not Two types of jump instructions are as follows :

Unconditional jump : (3)

Instruction	1	JMP addr
Format	3	[PC] ← addr
Addressing	1	Immediate addressing
Group	;	Branching group
Bytes	1	3 bytes
Flag	:	None

Comment : The control is transferred unconditionally to the memory location, whose

address is specified in the instruction.

Conditional jump : (4)

In conditional jump instructions, the jump is taken only if the condition is true. The conditional jump instructions and conditions are as given below.

15	INTZ addr	lump on not zero ($Z = 0$)

1)	JNZ audi		Junit
ii)	JZ addr	1	Jump on zero $(Z = 1)$
iii)	INC addr	:	Jump on not carry $(Cy = 0)$
iv)	JC addr	ţ	Jump on carry (Cy ≈ 1)
v)	IPO addr	:	Jump on odd parity $(P = 0)$
vi)	JPE addr	;	Jump on even parity (P = 1)
vii)	IP addr		Jump on plus $(S = 0)$
	IM addr		lump on minus ($S = 1$)

If the condition is satisfied, then only the address of memory location specified in the instruction is loaded in program counter.

How a subroutine can be called conditionally and unconditionally ? OR Q. 11

Explain CALL instruction of 8085 microprocessor. OR

In case of 8085 microprocessor, explain unconditional and conditional call (Mar.09,Oct 2010; March 2018; July 18) instructions with suitable example.

Ans.;

A subroutine is a short set of program instructions written separately from the main program to perform a function that occurs repeatedly in the main program. (1)

(2) A subroutine can be called by two ways :

(a) Unconditional call :

Instruc	tion	:	CALL addr	
Format		:	$[[SP] \operatorname{-} 1] \leftarrow [PC_{H}]$	
			$[[SP] - 2] \leftarrow [PC_L]$	
		[SI	P] ← [SP] - 2	
		[PC] ← addr	
Addressing	:	Immediate addressing		
Group	:	Bra	nching group	
Bytes :		3 b	ytes	

Comment : CALL instruction is used to call a subroutine unconditionally. Before the control is transferred to the subroutine, the address of next instruction to be executed of the main program is stored in the stack. The content of SP are decremented by 2. Then, the program jumps to the subroutine whose starting address is specified in the instruction.

(b) Conditional Call :

In conditional call, the subroutine is called only if the condition is satisfied. In conditional call, following procedure is followed, if the condition is true.

Format : $[[SP] - 1] \leftarrow [PC_H]$ $[[SP] - 2] \leftarrow [PC_L]$ $[SP] \leftarrow [SP] - 2$ $[PC] \leftarrow addr$

The conditional call instructions and conditions are as listed below :

- i) CC addr : Call if carry (Cy = 1)
- ii) CNC addr : Call if no carry (Cy = 0)
- iii) CZ addr : Call if zero (Z = 1)
- iv) CNZ addr : Call if no zero (Z = 0)
- v) CP addr : Call if plus (S = 0)
- vi) CM addr : Call if minus (S = 1)
- vii) CPO addr : Call if odd parity (P = 0)
- viii) CPE addr : Call if even parity (P = 1)

Q. 12 Explain return procedure in RET instruction.

Ans.:

- (1) The RET instructions are used to return from subroutine to main program.
- (2) The return instruction is written at the end of the subroutine indicating end of subroutine.

Instruction : RET (3)

 $[PC_L] \leftarrow [[SP]], [PC_H] \leftarrow [[SP] + 1]$ Format $[\text{SP}] \leftarrow [\text{SP}] + 2$ Register indirect Addressing Branching group Group 2 1 byte Bytes

Comment : The content of memory location, whose address is specified in stack pointer are moved to the lower order byte of program counter. The content of the memory location whose address is one more than the content of SP moved to the higher order byte of program counter. The contents of stack pointer are incremented by 2.

2-9

On completing the execution of subroutine the RET instruction is executed which loads back the stack contents i.e. addresses of the instruction following CALL instruction in (4)program counter. Thus the control returns into main program.

Explain the use of stack and stack pointer register in Intel 8085. 0.13

Oct. 05

Ans.:

- The stack is a part of Read/Write memory that is used for temporary storage of binary 1) information during the execution of a program.
- The binary information is basically the immediate results and the return address in case 2) of subroutine programs.
- The stack is shared by the programmer and the microprocessor. 3)
- The programmer can store and retrieve the contents of a register pair by using PUSH 4) and POP instructions.
- Similarly, the microprocessor automatically stores the contents of the program counter 5) when subroutine is called.
- The stack is implemented with the help of special memory pointer register called the 6) stack pointer.
- During PUSH and POP operation stack pointer register gives the address of memory 7) where the information is to be stored or to be read.
- The memory location currently provided by stack pointer is called as top of stack. 8)
- Accumulator contains data 2A H. What will be content of accumulator after Q. 14 execution of each instruction independently?

(i) CMA (ii) ANI 05 H (iii) STC

(i) CMA : Complement the accumulator Ans. :

Before execution	ŝ	[A] = 2AH = 0010101010
Instruction	ŝ	CMA
After execution	-	[A] = 1 1 0 1 0 1 0 1 = D5 H
i e.		[A] = D5 H

TPS Computer Science - II

2-10

(ii) **ANI 05 H** AND immediate data 05 H with [A] . Before execution [A] = 2A H = 0010101010: Instruction ANI 05 H 5 2AH = 00101010AND 05 H = 000001010000000 = 00 Hi.e. [A] = 00 H(iii) STC : Set carry Before execution : [A] = 2AH Instruction : STC This instruction will only set carry flag to 1 and contents of accumulator will remain as it is. After execution : [A] = 2AHi.e. [A] = 2AH and [Cy] = 1 Q.15 Accumulator contains data E3H. What will be the content of accumulator after stepwise execution of each of following instructions ? (Oct. 2008) (i) ANI 58 H (ii) RRC (iii) CMA Ans.: (i) ANI 58 H: Logically ANDed 58 H with [A] Before execution : [A] = E3HInstruction : ANI 58 H E3H = 11100011AND 58 H = 010110000100000 = 40 HAfter execution [A] = 40 H(ii) RRC : Rotate accumulator right by one bit. Before execution : [A] = 40 H = 010000000RRC Instruction : [A] = 0010000 = 20 HAfter execution and [Cy] = 0 H: [A] = 20 H CMA: Complement the contents of accumulator (iii) Before execution : [A] = 20 H = 00100000Instruction : CMA [A] = 11011111 = DFH [A] = DFHAfter execution : Q. 16

Q. 16 The accumulator in 8085 contains the data B8H and register B contains data 40 H. What will be the content of accumulator after execution of each of the following instructions independently? (March 2002)

(a) RLC (b) ORI 29 H (c) ANA B

Ans.	:	
(a)	RLC : Rotate accum	ulator left through carry.
		[A] = B8H = 10111000
	Instruction :	RLC
	After execution :	[A] = 01110001 = 71 H
	\therefore [A] = 71 H and [Cy] = 1 H
(b)		y ORed 29 H with [A]
	Before execution : [.	A] = B8H = 10111000
	Instruction	: ORI 29 H
	B81	H = 10111000
	OR 29	H = 00101001
		10111001 = B9H
	After execution :	[A] = B9H
(c)	ANA B : Logically	AND [Reg. B] with [A]
	Before execution : [A] = B8H = 10111000
	[Reg.]	B] = 40 H = 0100000
	Instruction : ANA	
		10111000
	AND	0100000
		0 0 0 0 0 0 0 0 0 0 = 00 H
	After execution :	* * *

[A] = 00 H

The accumulator contains the data A4H. What will be its contents after execution of Q. 17 (Oct. 02) following instructions independently.

2-11

iii) SUB A ii) CMA i) XRI 08H

Ans.:

Accumulator = A4 H = 1010 0100

XRI 08 H: i)

Logically Ex-ORed 08H with contents of accumulator.

Before execution : [A] = A4 H

Instruction : XRI 08 H


XOR

A4H = 1010010008 H = 0000100010101100

= ACH

After execution : [A] = ACH

Instruction Set and Programming of 8085



Q. 18 The accumulator of 8085 contains data 43H. What will be its contents after the execution of following instructions independently?

(i) CMA (ii) ANI 09H (iii) INR A

(Oct. 03)

Ans.:

i) CMA : Before executions accumulator content is :

$$[A] = 43 H$$

= 01000011

CMA instruction complements the contents of accumulator and result is stored in the accumulator itself.

$$[A] = 10111100$$

= BCH

 \therefore After execution : [A] = BCH

ANI 09H : This instruction logically ANDed 09H with the contents of accumulator. ii) Before execution : [A] = 43 H

2-13

= 01000011[A] = 43H = 01000011AND 09H = 000010010000001 = 01H

 \therefore After execution : [A] = 01H

INR A : This instruction increments the contents of accumulator by one and result iii) stored in the accumulator itself.

Before execution :

[A] = 43 H = 01000011[A] = 43 H = 01000011+ 01H = 0000000101000100 = 44 H

∴ After execution : [A] = 44 H

The accumulator of 8085 microprocessor contains the data 45 H and register E Q. 19 contains the data 7BH. What will be the content of accumulator after execution of (Mar. 04, 2011) each of following instructions independently?

Ans. : (i) XRA E : This instruction logically EX-ORed the contents of register E i.e. 7BH with the contents of accumulator i.e. 45H.

Before execution :

	[A] = 45H	= 0 1 0 0 0 1 0 1
	[E] = 7BH	= 01111011
Then,	45 H	= 01000101
XOR,	7BH	= 01111011
		00111110 = 3EH

So after execution of instruction,

[A] = 3EH

(ii) ADI C5H :

This instruction adds the data C5H to the content of accumulator i.e. 45H.

$$[A] = 45H = 01000101$$

+C5H = 11000101
00001010 = 0A H
After execution,[A] = 00001010
= 0A H

(iii) ORI 5BH :

This instruction logically ORed the data 5BH with the content of accumulator i.e. 45H.

[A] = 45H = 01000101 OR 5BH = 01011011 01011111 = 5FHAfter execution, [A] = 01011111 = 5FH

Q. 20 Accumulator of 8085 contains data 56 H. What will be the contents after the execution of following instruction independently. (March 2005)

(i) CMA (ii) ANI ACH (iii) INR A

Ans.: [A] = 56H = 01010110

(i) **CMA**:

This instruction complements the contents of accumulator and result is placed in accumulator itself.

[A] = 56 H = 01010110After execution : CMA

[A] = 10101001 = A9H

$$\therefore$$
 [A] = A9H

(ii) ANI ACH :

This instruction is logically ANDed ACH with the contents of accumulator.

Before execution :

[A] = 56 H = 01010110 Data = ACH = 10101100 [A] = 56 H = 01010110 AND ACH = 10101100 00000100 = 04 HAfter execution : [A] = 04 H

(iii) INR A : This instruction increments the contents of accumulator by one and result stored in the accumulator itself.

Before execution :

[A] = 56 H = 01010110[A] = 56 H = 01010110+ 01H = 0000000101010111 = 57 H

... After execution : [A] = 57 H

Q. 21 If ACC contains data BCH, register C contains ADH. What will be the content of accumulator after execution of each of the following instructions independently? (i) SUB C (ii) CMA (iii) XRA C

2-15

Ans.: Accumulator = BCH = 10111100

(i) **SUB C** : Subtract contents of register C from accumulator.

Before execution :

[A] = BCH = 101111100

[C] = ADH = 10101101

Instruction : SUB C

[A] = BCH = 10111100[C] = ADH = 10101101[C] = 010100112's complement of [A] = 10111100[C] = 01010011+ 2's complement of 1 00001111 complement carry \downarrow 000001111 0 Result [A] = 00001111 = 0FHCMA : Complement the accumulator. (ii) **Before execution :**

[A] = BCH = 10111100

Instruction : CMA

After execution :

[A] = 01000011 = 43 HResult = [A] = 43H

(iii) XRA C : Logically Ex-ORed contents of C with contents of accumulator..Before execution : [A] = BCH

Instruction XRA C

[A] = BCH = 10111100XOR $[C] = ADH = \frac{10101101}{00010001}$ = 11HAfter execution : [A] = 11H

Q. 2	Wł	e accumulator hat will be the struction indep	content of	ocessor con f accumula	tains da tor afte	ata B8H and r execution o	register B contains 44 H. of each of the following (March 2013)
	(i)	ORI F0H	(ii)	ANA B	(iii)	XRI 0FH	
Ans	.:						
	Accu	mulator $A = B$	8 H =1011 1	.000			
(i)	ORI H	F0 H — logicall	y OR ed F0	H with [A]			
		B8 H	= 10 11 10	00			
		ORI F0 H	= 11 11 000	00			
			11 11 100	00 = F 8 H			
		After exec	ution [A] =	F8H			
(ii)	ANA	B – Logically A	ND (Reg B) with [A]			
		B8 H	= 10 11 100	00			
	· · /	AND B – 44 H	= 01 00 010	00			
			00 00 000	00 = 00 H			
	•	After execution	[A] = 00 H	[
(iii)	XRI OF	FH-Logically	Ex-ored 0F	H with [A]			
	⁵⁴ .	B8 H	= 10 11 100	00			
		XRI OF H	= 00 00 111	1			
			10 11 011	1 = B7H			
~~~~~	1	After execution	[A] = B7 H		-		
Q. 23	If Ac	cumulator Co	ntains the	Data 23H a	nd B R	legister Cont	ains 35H. What will be

Q. 23 If Accumulator Contains the Data 23H and B Register Contains 35H. What will be the contents of Accumulator. After execution of each of the following instruction independently: (Oct. 2013)

(i) XRA (ii) ANI FOH (iii) CPI OAH Ans. :

(i)

A = 23 H = 0010 0011 B = 35 H = 0011 0101 XRA B – Ex.ored reg. B with contents of A. 23 H = 0010 0011 XOR with 35 H = 0011 0101 = 0001 01101 6 A = 16 H

visit tpspoint.com for all chapters

Instruction Set and Programming of 8085

2

TPS Computer Science - II

(ii) ANIFOH - Logically AND FOH with contents of A.

 $FO = 1111\ 0000$   $AND\ 23 = 0010\ 0011$   $0010\ 0000$   $2\ 0$ 

A = 20 H

(iii) CPIOAH - Compare OAH with A reg.

A = 23 H  $\leftarrow$  Before execution

While compairing Accumulator remains

Unchanged hence A = 23 H

Q. 24 Accumulator contents are B8H and Register B contents are C9H. What are the contents of Accumulator and Flag register after execution of instructions ANA B, (March 2014) SUB B independently.

Ans.:

(A) = B8H = 10111000(B) = C9H = 11001001ANAB : Logically AND with Accumulator 1) 1011 1000 1100 1001 1000 1000 A = 88HFlags  $\rightarrow$  S = 1, Z = 0, AC = 0, P = 1, CY = 0 SUB B : Subtract B Reg. from Accumulator (2) $B = 1100\ 1001$ 1's complement of  $B = 0011\ 0110$ + 1 + 1 2's complement of B 0011 0111 Add A with 2's complement of B 0011 0111 + 1011 10000 1110 1111 Complement carry 1 1110 1111 Result  $\rightarrow$  A = EFH

Flags  $\rightarrow$  S = 1, Z = 0, AC = 0, P = 0, CY = 1

- Q. 25 For the following instructions, write the addressing mode, instruction group and the length of the instruction (in terms of bytes). (Oct. 05)
  - (i) LHLD ABCDH (ii) LDAX B

(iii) LXI H, BABAH (iv) SPHL

- Ans. : (i) LHLD ABCDH : Please refer Appendix I (9).
- (ii) LDAX B : Please refer Appendix I (11).
- (iii) LXI H, BABAH : Please refer Appendix I (6).
- (iv) SPHL : Please refer Appendix V (6).

Q. 26 The following instructions are intended to clear ten (10) memory locations starting from the memory address 0009H. Explain why a large memory block will be erased or cleared and the program will stay in an infinite loop. (Oct. 05)

LXI H, 0009H Loop MVI M, 00H DCX H JNZ Loop HLT

Ans. :

- In given loop, large memory block will be erased or cleared and the program will stay in an infinite loop.
- (2) In the given loop, the sequence is repeated by the instruction JNZ (Jump on No zero) until the count becomes zero. However, the instruction DCX does not set the zero flag. Therefore, the instruction JNZ would be unable to recognize when the count has reached zero and the program would remain in a continuous loop.
- Q. 27 Explain following instructions of 8085 microprocessor. (March 2002)

(i) ORI data (ii) STAX rp (iii) LHLD addr

- Ans.: Refer Appendix
- Q. 28 What are different addressing modes ? Which type of addressing mode is used for following instructions ? (Oct. 1998)

(i) XCHG (ii) XRI (iii) SUB M (iv) CMC

- Ans.: Refer Q.1 and appendix.
- Q. 29 Identify the addressing modes of the following instructions and justify your answer. (i) LDA 2000 H (ii) LDAX B (iii) STC (iv) ADC D (March 1998)

Ans.: Refer appendix - to find addressing mode and refer Q. 2 to justify answer.

- Q. 30
   Describe following instructions of 8085 microprocessor.
   (Oct. 2002)

   (i) XCHG
   (ii) RAR
   (iii) ADC R
- Ans.: Please refer appendix.

	5-10085
Q. 31	Explain the following instructions of 8085 microprocessor with suitable example. (i) RLC (ii) DAA (Oct. 2002)
Ans.:	Kotor appondix
Q. 32	Explain the following instructions. (i) PCHL (ii) PUSH PSW (iii) OUT (iv) NOP (March 2003)
Ans. :	Refer appendix
Q. 33	
-	(i) LDA (ii) STAX (iii) CMA
Ans.	Refer appendix
	i) Group I (7) ii) Group I (12) iii) Group III (17)
Q. 34	E thing data 3BH [(F) -2P] W
X. 14	the contents of Accumulator after execution of following instructions
	independently: i) SUB E ii) XRA E iii) RRC iv) MOV E,A (Oct. 2009, 2010)
Ans	
Alls	[A] = 45 H = 000 0101 [E] = 3BH = 0011 1011
i)	SUB E: Subtract contents of register E from accumulator.
1)	[A] = 45 H = 0100 0101
	$[E] = 3BH = 0011\ 1011$
	2's complement of [E]
	= 1's complement of $[E] + 1$
	= 11000100 + 1
	= 11000101
	$\therefore$ [A] = 01000101
	2's complement of [E] = $11000101$
	= 1 00001010
	complement carry 0 00001010
	$\therefore$ Result [A] = 00001010
	= 0 A H
ii)	XRA E: Logically Ex-ORed contents of E with contents of accumulator.
	[A] = 45 H = 01000101
	XOR $[E] = 3BH = 0.0111011$
	$0111\ 1110\ =\ 7E\ H$
	Result : $[A] = 7EH$
iii)	RRC : Rotate accumulator right by one bit
шу	Before execution :
	[A] = 45 H = 01000101
	After execution :
	[A] = 10100010
	= A2 H
	$\therefore \qquad [A] = A2H$
:)	
	Mov E, A : Copy accumulator contents to register E. Before execution :
	[A] = 45 H = 01000101 (FI = 3BH = 00111011
	[E] = 3BH = 00111011

...

After execution :

[A] = 45 H = 01000101
[E] = 45 H = 01000101
[A] = 45H

Q. 35 The accumulator contains 05H and register B contains 08H.What will be the effect of 'SUB B' instruction on flags ? Explain it with diagram. (March 2010)

**Ans:** ACC =  $05 \text{ H} = 0000 \ 0101$ 

B = 08 H = 0000 1000

After execution of SUB B

Accumulator contains 2's compliment of magnitude of result

i.e. ACC = 1111 1101 = FDH

Mentioning the status of carry flag

## Q. 36 Differentiate DAD and ADD Instruction of 8085 Micro-Processor

(Oct. 2013)

(Oct. 2013)

A	T	1	S.	i.

	DAD	memory location whose address is stored in		
1.	In this instruction contents of register pair rp are added to the contents of HL pair & result is placed in register H and L.			
2.	Only carry flags in affected.			
3.	Register pairs BC, DE are used.	Only register A, B, C, D, H, E, L are used.		
4.	Used for 16 bit addition	Used for 8 bit addition		

## Q. 37 Differentiate between PUSH and POP. Ans. :

PUSH POP The contents of the higher order register 1. The contents of the memory location of register pair rp are moved to memory whose address is specified by the stack location whose address is one less than pointer are moved to low order register the content of stack pointer. of register pair rp. 2. The contents of the low order register of The contents of the memory location, register pair rp are moved to the whose address is one more than the memory location whose address is two content of stack pointer are moved to less than the content of stack pointer. high order register of register pair rp. In this instruction, stack pointer 3. In this instruction, stack pointer is is decremented by two. incremented by two. 4. Let [SP] = D015, [B] = 25 H and Let [SP] = 2001 H [C] = 55 H[2001] = 10 H, [2002] = 20 HAfter execution of PUSH B After execution of POP H [D014] = 25 H[H] = 20H, [L] = 10H[D013] = 55H and [SP] = D013 H [SP] = 2003 H



IPS Con	mputer Science - in
Q. 38	The accumulator of 8085 contains data B7h. What will be its contents after execution of the following instructions independently ?
	Chia (iii) ANIEST
	(i) ORI 58 H (ii) CMA (iii) Alter Control
Ans.:	P711
Ao	$\begin{array}{rcl} \text{cumulator} &= & \text{B7H} \\ &= & 10110111 \end{array}$
(i)	ORI 58 H Logically ORed 58H with [A]
	Before Execution $[A] = B7H = 10110111$
	B7H = 10110111
	OR $58H = 01011000$
	11111111 = FFH
	After execution [A] = FFH
(ii)	CMA - Complement the contents of accumulator
(11)	Before execution $[A] = B7H = 10110111$
	Instruction CMA
	After execution [A] = 01001000 = 48 H
(iii)	ANIE3H - Logically ANDed E3H with [A]
1 244 7	Before execution $[A] = B7H = 10110111$
	Instruction - ANIE3H
	B7H = 10110111
	OR E3H = 11100011
	10100011 = A3H
	after execution [A] = A3H
	and the state will be the effect on its content if following
Q. 39	The accumulator contain 3CH, what will be the effect on its content if following the effect on its content is content if following the effect on its content if following the effect on its content is content in the effect on its con
	instructions are executed independently ?
	(i) ANIONI (ii) MAC
Ans.	: A = 3C H = 00111100
	(i) ANI 05 H - Logically And 05 H with Accumulator
	05 H = 00000101
	A = 00111100 = 3CH
	第個項目を行いたり、当時に当

A = 00001000 = 04 H

visit tpspoint.com for all chapters

(ii) RRC - Rotate Accumulator Right A = 3C H = 00111100After Execution of RRC A will contain 00011110 = 1E H (iii) MOV B, A - Move contents of A reg in B register Accumulator contents remain unchanged i.e. B & A will be 3C H Q. 40 The accumulator in 8085 Micro-processor contains the data 78H and register D contains data 33H. What will be the content of accumulator after execution of each of the following instructions independently. (Oct. 2015) (i) SUB D (ii) AND D (iii) CMA Ans.: Accumulator = A = 78 H = 0111 1111D = 33H = 0011 0011SUB D (Subtract D from Accumulator) (ii) is complement of D = 1100 1100 1 1 + 2's Complement of D = 1100 1101 Α = = 0111 11 11 111 11 11 = 1 0100 11 00 0 0100 1100 Complement carry Result = A = 4 CHAND D : Logically and with accumulator (ii) 0111 1111 A = 78 H= 0011 0011 AND = 0011 0011 33 H A = CMA : Complement Accumulator (iii) 0111 1111 A = 78 H= 1000 0000 After CMA, A 22 80 H A 22 The accumulator in 8085 microprocessor contains data 71H register E contains data Q. 41 39H. What will be the contents of accumulator in Hexadecimal after execution of the (March 2017) following instructions independently ?

(i) ADD E (ii) ORA E (iii) RRC

Ans.: (i) AAH, (ii) 79H, (iii) B8H

Q. 42 Accumulator contains data A4H and Register E contains data 69H write the contents of Accumulator in hex digits after execution of each of the following instructions [July 2017]

#### Ans.:

(i) ANA E = 20 H (ii) CMP E = A4H (iii) ORA = EDH

Q. 43 The registers A and C of 8085 contains the data E2H and 47H. What will be the contents of Accumulator in Hex digits after execution of each of the following (March 2018) instructions independently?

(i) SUB C (ii) XRA C (iii) ADD C

#### Ans.:

Ans.:

- (i) SUBC = 9BH
- (ii) XRAC = A5H
- (iii) ADDC = 29 H Cy = 1

Q. 44 Accumulator contain data 45H and register B contain data 82H. What will be the result in Accumulator after execution of each instruction independently.

(i) XRA B (ii) ADI 54H (iii) NI 57H

(July 2018)

(i) XRA B	Accumulator	= 45H	12
	reg B	= 82H	
	Acc = 45H		0101
	B = 82H	= 1000	0010
		1100	0111
		В	7
	XRA B	= B7H	
(ii) ADI 54H	Acc = 45H	= 0100	0101
	54H = 54H	= 0101	0100
		1001	1001
		9	9
	ADI 54H	= 99H	
(iii) ANI 57H	Acc = 45H	= 0100	0101
100103-0000	57H = 57H	= 0101	0111
		0100	0101
		4	5
	ANI 57H	= 45H	

ANI 57H = 45H

visit tpspoint.com for all chapters

Q. 45 Write the appropriate instructions for	or the following task :
(i) Load accumulator from B regist	
(ii) Complement the accumulator	
(iii) Add 01H with the accumulator	
(iv) Store the content of accumulate register pair.]	or at the memory location addressed by the BC
(v) Clear the accumulator.	
Ans. :	
(i) Load accumulator from B register	– LDAX B / MOV A, B
(ii) Complement the accumulator	– CMA
(iii) Add 01H with the accumulator	- ADI 01H
(iv) Store the content of accumulator a	- STAX B
the memory location addressed by	
the BC register pair.]	
(v) Clear the accumulator.	- XRA A / SUB A / MVI A, 00
Q. 46 Give any two instructions of followi (i) Immediate (ii) Register I Ans. : i) Immediate – ADI 05H / MVI B, 0	Indirect (iii) Register
Q. 46 Give any two instructions of following (i) Immediate (ii) Register 1 Ans. :	Indirect (iii) Register
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 0</li> <li>iii) Register Indirect – ADD M / MOV M, I</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following</li> </ul>	indirect (iii) Register 4H ) d register C contains 55 H. What will be the instructions are executed independently ?
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 0</li> <li>iii) Register Indirect – ADD M / MOV M, I</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA</li> </ul>	Indirect (iii) Register 4H o d register C contains 55 H. What will be the instructions are executed independently ? C
Q. 46       Give any two instructions of following (i)         (i)       Immediate       (ii)       Register I         Ans.:	indirect (iii) Register 4H o d register C contains 55 H. What will be the instructions are executed independently ? .C
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 0</li> <li>iii) Register Indirect – ADD M / MOV M, I</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA (iii) ORA C (iv) SUB</li> </ul>	Indirect (iii) Register 4H o d register C contains 55 H. What will be the instructions are executed independently ? C C (March 2019
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 0</li> <li>iii) Register Indirect – ADD M / MOV M, I</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA (iii) ORA C (iv) SUB</li> <li>Ins.:</li> <li>) CMP C It's CMP means subtraction of remains unchanged. Means after CMPC</li> </ul>	A-C. But after subtraction Accumulator content.
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I.</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 04</li> <li>iii) Register Indirect – ADD M / MOV M, I.</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA (iii) ORA C (iv) SUB</li> <li>Ins.:</li> <li>) CMP C It's CMP means subtraction of remains unchanged. Means after CMPC</li> <li>A = A</li> </ul>	A-C. But after subtraction Accumulator content.
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I.</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 04</li> <li>iii) Register Indirect – ADD M / MOV M, I.</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA (iii) ORA C (iv) SUB</li> <li>Ans.:</li> <li>CMP C It's CMP means subtraction of remains unchanged. Means after CMPC A = A.</li> <li>ANA C</li> </ul>	A-C. But after subtraction Accumulator content. AH
<ul> <li>Q. 46 Give any two instructions of following (i) Immediate (ii) Register I.</li> <li>Ans.:</li> <li>ii) Immediate – ADI 05H / MVI B, 04</li> <li>iii) Register Indirect – ADD M / MOV M, I.</li> <li>iii) Register – MOV A, B / ADD C</li> <li>Q. 47 The accumulator contains AA H and contents of accumulator if following (i) CMP C (ii) ANA (iii) ORA C (iv) SUB</li> <li>Ans.:</li> <li>O CMP C It's CMP means subtraction of remains unchanged. Means after CMPC A = A.</li> <li>ANA C A = AA H = 1010 10</li> </ul>	andirect (iii) Register (4H ) d register C contains 55 H. What will be the instructions are executed independently ? C C (March 2019 A-C. But after subtraction Accumulator content A H ) 10
Q. 46Give any two instructions of following (i) Immediate(ii) Register IAns.:ii)Immediate $-$ ADI 05H / MVI B, 0iii)Register Indirect $-$ ADD M / MOV M, Iiiii)Register Indirect $-$ ADD M / MOV M, Iiiii)Register $-$ MOV A, B / ADD C0.47The accumulator contains AA H am contents of accumulator if following (i) CMP C(ii) ANA (iii) ORA C(iii)ORA C(iv)SUBons.:()CMP C It's CMP means subtraction of remains unchanged. Means after CMPC A = A(i)ANA C(i)ANA C(i)ANA C(i)ANA C(iii)OI0101	A-C. But after subtraction Accumulator conten AH (iii) Register (iii) Register A-C. But after subtraction Accumulator conten A H

(iii)	ORA C	11 11000000857				
3	A =	AAH =	= 1010	1010		
	C =	55 H =	= 0101	0101		
	logical OR ope		= 1111	1111		
	$\therefore$ ORAC =	FF H	Accumula	tor Content		
(iv)	SUB C					
	A =	AA H	= 1010	1010		
	C =	55 H =	= 0101	0101		
			1010	1010	1's complement	
		-	+	1	Add 1	
			1010	1011	2's complement	
			1010	1010	1's no.	
	Substraction		0 0101	0101	$\therefore$ SUB C = 55H	
0	18 Select the co	prect alte	mative an	d rewrite the	following.	
Q. 1	48 Select lie co	tion belor	nes to data	transfer grou	up of instruction set of 808	5.
1	(i) LHLD	(ii) CMA		) JMP	(iv) POP	
An	(i) LHLD	(	(프 1944) 전			
2.	flag is a	affected by	y the instru	action RRC o	f 8085.	<i></i>
	(i) zero	(ii) parit		carry	(iv) all	8
An	s. : (iii) carry					
3.	Which of the fo	ollowing i			ect any flag	
	(i) ADD	(ii) RAR	(iii)	STC	(iv) PCHL	
Ans	s.: (iv) PCHL	÷		and the second		
4.	Instruction STA	10.7				
			ster (iii)	Register indi	rect (iv) Immediate	
	s. : (iii) Register in					
5.	In 8085				( ) ODI Jaka	
•	(i) MOV B, A	(II) CMA	(111)	MVI A, data	(iv) CPI data	
	.: (iv) CPI data			~~~~		
6.	Instruction PCI (i) Arithmetic		~	group		
	(ii) Logical op		11			
	(iii) Data trans					
	(iv) Branching		n			
Ańs.	: (iv) Branching	~				
7.	LXI H, addr is .			ion.		(March 2002)
(97).54		(ii) 2	(iii)		(iv) 4	
Ans.	: (iii) 3	an a			10 20 Constitution	